`timescale 1ns/ 1ns
module rip_cnt10_tb;

reg CK=0,RST=1;
wire[3:0]Q;
rip_cnt10 E(CK,RST,Q);

initial RST=0;
always #1 CK<=~CK;

endmodule
